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 
Abstract— In this work we report a new scalable model for the 
thermal impedance of III-V DHBTs that has been developed 
based on the physics of heat diffusion within the HBT 
architecture. The heat flows through both the emitter metal 
layers and towards the substrate are taken into account for the 
model development. The model constitutes of individual thermal 
contributions of the different regions of the intrinsic device and 
metal layers. On-wafer low-frequency S-parameters 
measurements have been performed on several device geometries 
to study the device dynamic self-heating. The model has been 
validated against the measurements showing good accuracy and 
scalability. Time domain pulse measurements have also been 
performed to correlate with the frequency domain S-parameter 
measurements.  
Index Terms— Compact model, III-V HBTs, low-frequency S-
parameters, pulse measurement, self-heating, thermal 
impedance. 
I. INTRODUCTION 
HE growing demand for high-volume, high-speed 
wireless communication in terahertz (THz) applications 
has been sustained by aggressive miniaturization of electronic 
devices thus allowing increasing frequency of operation [1]. 
At the onset of 5G and beyond communication standards, 
monolithic integration of electronic and photonic technologies 
has become a viable solution, which employs cutting-edge 
high speed InP-based III-V HBTs [2]. However, 
miniaturization is another issue in addition to the already 
existing thermal issues in InP-based III-V HBTs, especially 
for operating conditions close to the limits of their safe 
operating areas [2]. Due to the shift of DC operating points to 
higher current densities to operate at peak-fT in miniaturized 
advanced and cutting-edge technologies, self-heating and 
thermal instabilities are the key factors limiting reliable device 
operation. Particularly for InGaAs/InP DHBTs, operating 
conditions around and beyond peak-fT have been observed to 
exhibit significant self-heating [3]. Therefore, alongside 
scaling, there have been significant efforts to reduce electro-
thermal effect by reducing the thermal impedance (ZTH) of the 
transistors [4]. Due to significant impact of self-heating on the 
transistor operating conditions, the temperature rise within the 
device needs to be model accurately using a more complex 
electro-thermal network than the already implement single 
pole network in HiCuM compact model [5]. Hence, there is a 
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growing need of an accurate and scalable thermal impedance 
model for InP DHBTs. 
The heat flow through the transistor can be divided into two 
contributions: the upward flow through the emitter metal 
layers and the downward flow through the collector towards 
the substrate. Existing models for SiGe HBTs take into 
account the temperature-dependent thermal conductivity with 
and without trench isolations [6]. Such isolations block lateral 
heat flow, thus increasing the device temperature. In [7], an 
average thermal conductivity of silicon has been used to 
determine the junction temperature-dependent thermal 
resistance while taking into account the contribution of the 
BEOL layers. In [8], a complete thermal impedance model is 
developed using the downward heat flow with a heat-source 
located at the base-collector junction. This model allows 
extraction of a physical thermal network with multiple thermal 
time constants, specific to different regions of the transistor 
architecture, applicable for both frequency and time domain 
analyses. Despite the model accuracy, the large number of 
cells (9 cells) increases the simulation time. In InP HBTs, 
however, the device architecture is fundamentally different 
due to their mesa structure and absence of trench isolations, 
thus requiring a new formulation for the ZTH. There have been 
efforts to model thermal behavior in III-V HBTs through 
extensive characterization and VBIC [9], R-C network based 
small signal [10] or 3D finite element simulations [11]. In this 
paper, we propose a comprehensive and computationally 
efficient as well as geometry scalable HiCuM-integrated 
compact model implementation of electro-thermal network for 
InGaAs/InP HBTs derived from physical relations which can 
be used in time and frequency domain analyses with three 
cells, improving model computation time. The implemented 
model replaces the single-pole thermal network in the intrinsic 
HiCuM model [5] by a three-pole thermal network for more 
accurate computation. The overall scalable modeling strategy 
is applicable regardless of the technology type (HBT or 
FETs), however, the model equations need to be adapted to 
the specific device architecture under test. 
The scalable thermal impedance model in this work is 
developed based on the approach presented in [6] taking into 
consideration both emitter metal layer and intrinsic device 
contributions for a InGaAs/InP DHBT technology from the 
III-V lab. The device structure and process are similar to the 
ones described in [12] except for the emitter metallization 
which is composed of TiPdAu. These InP DHBTs feature a 
balanced fT/fMAX of 400/400 GHz at JC ~7mA/µm² and 
VCE=1.6V, a maximum current gain of ~40 and a breakdown 
voltage above 4.5V at JC=50µA/µm². The rest of this paper is 
structured as follows: Section II presents the low-frequency S-
parameter measurement setup and discusses the results of 
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dynamic self-heating and thermal impedance extraction. The 
model formulation is presented in section III followed by 
model validation in section IV. Model validation using pulse 
measurements is presented in section V followed by the 
conclusion.  
II. LOW-FREQUENCY S- PARAMETER MEASUREMENT  
The LF S-parameter measurement setup constitutes of a 
semiconductor parameter analyzer, HP 4155, for DC biasing 
and a vector network analyzer, Agilent E5061B (5Hz-3GHz), 
as shown in Fig. 1. In order to couple RF and DC bias, bias 
tees (bandwidth of 30 kHz to 3 GHz) were used. The dynamic 
self-heating is observed in the 30 kHz-300 MHz range where 
thermal impedance is extracted. A standard SOLT calibration 
was used with an RF input power of -30 dBm, followed by 
open-short de-embedding. DC bias points were chosen with 
higher VBE, where self-heating effects are dominantly visible.  
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Figure 1: Low-frequency S-parameters measurement setup 
In order to study dynamic self-heating, Y-parameters are 
obtained from LF S-parameters [13], using the following,  
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Here, Y11 and Y21 are less sensitive to self-heating effects, 
while the self-heating effects are more visible for Y12 and Y22. 
Hence, we mainly focus on these two parameters for self-
heating parameter extraction. The extracted Y parameters are 
then used to calculate the normalized thermal impedance using 
the following [14, 15], 
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Where Y22AC corresponds to Y22 without dynamic self-heating, 
Y12DC and Y22DC are the Y parameters in DC condition (i.e. 
ω→0). These parameter can be extracted following the 
method demonstrated in [15].  
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Figure 2: Magnitude and Phase of the parameter Y12 depicting distinct regions 
of self-heating. 
Figure 2 shows an example depicting the magnitude and phase 
of the Y-parameter, Y12, for one chosen device geometry 
(0.7×5 µm2). Two distinct zones are observed in the results, 
separated by a threshold thermal frequency (fTH). This 
frequency denotes a phase shift leading to the minimum 
amplitude of the Y-parameter. The first region (frequencies 
higher than fTH) reflects only static self-heating and does not 
evolve with frequency. Hence, the observed behavior is purely 
electrical [15]. In the other region, at frequencies below fTH, 
dynamic self-heating is dominant [15] and electro-thermal 
network can be used to extract the thermal impedance 
parameters. The analysis in the next sections will show that we 
require three poles to fit the dynamic self-heating region. 
Hence the heat dissipation region is divided into three major 
subsections for which we have extracted three thermal 
resistances and capacitances. 
III. ANALYTICAL MODEL FORMULATION 
As presented in [8], the downward heat flow can be modeled 
by the superposition of a number of subsections, leading to a 
distributed electro-thermal network. Each subsection is 
represented by one thermal resistance RTH,i and one thermal 
capacitance CTH,i as follows:   
1
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where i is the number of the subsection number, A(z) is the 
cross-sectional area vertically located at a distance z from the 
heat-source, hi is the subsection thickness, κ is the temperature 
dependent thermal conductivity and α is the heat diffusion 
coefficient in InP. The total thermal resistance of the intrinsic 
device can be calculated by the sum of the individual thermal 
resistances, RTHi, of each subsection, as follows:  
,
1
N
THF TH i
i
R R

                               (4) 
The total thermal resistance of the DHBT can be written as 
1 1 1
TH THF THMR R R
                         (5) 
where RTHF refers to the downward contribution of thermal 
resistance, RTHM refers to the thermal resistance due to upward 
heat-flow (emitter, metal layers) and RTH refers to the total 
transistor thermal resistance.  
A. Influence of the angle of heat diffusion  
The pyramidal downward heat flow through the device can 
be represented by two different scenarios depending on the 
value of the heat diffusion angle. These two scenarios are 
schematically illustrated in Fig. 3. For an angle θ< θC (where 
θC is the critical angle at which the heat flow changes from 
scenario (a) to (b), with θC = tan-1[(WCOL-WE)/2Dox]), with 
WCOL and WE being the collector and emitter lateral widths, 
respectively, and Dox is the height of the passivation layer, the 
heat flow is not stopped by the isolation surrounding the 
collector and the diffusion is pyramidal along the depth of the 
transistor (Fig. 3 (a)). On the contrary, for an angle θ> θC, the 
heat flow is blocked by the mesa edge, leading to a uniform 
heat diffusion in one subsection (see Fig. 3 (b)). In the 
literature, the heat diffusion angle is always lower than 65° 
[8], leading to the heat-flow scenario depicted in Fig. 3 (a). In 
our case, the mesa-edge does not come into play for the heat 
diffusion through the device. For the rest of the paper, we have 
thus considered scenario (a). For the thermal impedance 
modeling, the number of subsections for the downward heat 
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flow is crucial in order to correctly identify the contributions 
from different layers of the vertical structure. An electro-
thermal network with only one R-C pole will lead to an 
inaccurate modeling of the time domain behavior [8]. On the 
other hand, the use of a high number of R-C poles will 
increase the computational time.  
Moreover, for modeling the behavior of dynamic self-
heating (Fig. 2) and the thermal impedance, we required a 
three-pole electro-thermal network. For a physical 
representation of this network in the vertical transistor, we 
have considered three major vertical sections of the heat 
diffusion for the thermal impedance model, which include the 
collector region beneath the heat source located at the B-C 
junction, the sub collector and the substrate. This 
representation is sufficient to accurately model the frequency 
and the time domain behavior of the thermal impedance. 
B. Thermal Contribution of the Intrinsic Transistor 
To represent the thermal impedance of the intrinsic DHBT, we 
consider a modified Foster-like thermal network, as shown in 
Fig. 4 (a), consisting of three thermal resistances, RTHF,1, 
RTHF,2 and RTHF,3, and capacitances, CTHF,1, CTHF,2 and CTHF,3.   
The three sets represent the three regions of the downward 
heat flow, the collector, the sub-collector and the substrate. 
The two main model parameters that control the spreading of 
the heat-flow are tsi, which determines the depth of the heat 
flow where the temperature reaches TAMB, and the heat flow 
angle θ, for which the values considered in our model 
simulation to be around 5-7 µm and 40º, respectively. 
Considering an average thermal conductivity for each section 
and evaluating the integrals in (3), one can write the following 
expressions for the thermal resistance and impedance of the 
InP DHBT structure following the approach presented in [6]: 
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Here, h1, h2 and h3 denote the depths of the three regions 
calculated as h1 = (WCOL-WE)/2tanθ, h2 = (DOX+Dsc-h1) and h3 
= tsi-(h1+h2). While WCOL, WE, DOX and Dsc are device 
technological parameters, tsi and θ are model parameters. WE 
and LE are the effective emitter width and length, respectively 
and κavg1, κavg2 and κavg3 are the average thermal conductivities 
of the three regions calculated for InP following the approach 
in [16]. Following a similar approach and using (3) one can, 
thereby, write the expressions of the thermal capacitances of 
the three regions as follows, 
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C. Thermal Contribution of the Emitter and Metal Layers 
The upward heat flow through the emitter metal layers is 
represented only by a thermal resistance, RTHM, in parallel 
with the remaining electrical part, as shown in Fig. 4 (a). The 
emitter-metal layer thermal resistance is calculated in a similar 
manner as the intrinsic device, considering three different 
thermal conductivities of the emitter layers: InP, InGaAs and 
TiPdAu [17]. The upward heat flow is illustrated in Fig. 4(b) 
depicting the three thermal resistances of the three emitter 
metal layers, RTHM,1, RTHM,2 and RTHM,3. Following the method 
used for the intrinsic device, expressions of the contributions 
of emitter metal layer thermal resistances can be written as:  
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Here, tM1, tM2 and tM3 are the thicknesses and κavg,InP, κavg,InGaAs 
and κavg,TiPdAu are the thermal conductivities of the three emitter 
layers. The thickness tM3 signifies the height of the upward 
heat flow where ambient temperature is reached. The complete 
electro-thermal network including downward and upward 
contributions of heat diffusion, shown in Fig. 4, has been 
implemented in HiCuM compact model [5] to estimate the 
junction temperature rise through the device. 
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Figure 3 : Downward heat diffusion for (a) θ< θC and (b) θ> θC 
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Figure 4: (a) Equivalent electro-thermal network for the vertical InP HBT 
architecture implemented in HiCuM compact model; (b) Thermal resistance 
contribution of the emitter and metal layers (upward heat-flow). 
IV. COMPACT MODEL VALIDATION 
Low-frequency S-parameters have been measured on 7 device 
geometries [3] using the measurement setup described in 
 4
section II. Fig. 5 illustrates the results comparing the 
magnitudes and phases of the measured low-frequency Y-
parameters (solid symbols), Y12 and Y22, and the scalable 
thermal model simulation (solid lines) for different device 
geometries. The results are shown for a bias condition of 
VBE=0.85V and VCE=1V, chosen specifically around peak fT 
of the transistors (at JC=1.33, 1.6, 1.66, 1.67 and 1.97 
mA/µm2, respectively, for the 5 geometries shown here) that 
were measured, where self-heating becomes dominant. Both 
Y-parameters show a good agreement between measurement 
and the simulation results. Also, good model scalability has 
been observed for all the geometries. The thermal frequency 
(fTH) for this device is around 200 MHz as observed in Fig. 5.  
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Figure 5: Comparison between measurements (symbols) and simulation (solid 
lines) showing the magnitudes of (a) Y12 and (b) Y22 and phases of (c) Y12 and 
(d) Y22 for different geometries 
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Figure 6 : Comparison between measurements (symbols) and simulation 
(solid lines) showing the magnitudes of ZTH for different (a) LE0 and (b) WE0.  
Fig. 6 presents the magnitudes of the thermal impedance, ZTH, 
extracted using (2), comparing the measurements (solid 
symbols) and the proposed model simulation (solid lines), 
depicting good model accuracy and scalability. Figs. 6(a) and 
(c) show the magnitude and phase of the ZTH for emitter length 
scaling for a fixed emitter width (0.7 µm), while Figs. 6 (b) 
and (d) show the magnitude and phase of the ZTH for emitter 
width scaling for a fixed emitter length (10 µm). In both cases, 
the model describes the behavior of the dynamic self-heating 
(below fTH) quite well.  
The thermal resistances and capacitances for the three 
regions of the intrinsic device are shown in Table I, extracted 
using (6) and (7), for three geometries with different emitter 
lengths and an emitter width of 0.7 µm. The total thermal 
resistance is calculated taking into account both intrinsic 
device and RTHM as shown in table II. RTH is extracted from the 
measurement using the intersection technique [18]. The total 
thermal resistances from the model simulation are extracted 
using equations (6) and (8). The extraction results are 
summarized in table II for all available geometries, depicting a 
very good estimation of the thermal resistances using the 
proposed model, in comparison with the values extracted from 
the measurement, corroborating good model accuracy and 
scalability. Finally, Fig. 7 and 8 show the magnitudes and 
phases of the Y-parameters for higher VBE, and VCE, i.e. at 
higher collector current densities, to validate the model under 
pronounced self-heating conditions. These two figures depict 
results for the geometry 0.7×5 µm2 (representative transistor 
for this technology generation) under the operating conditions 
VBE=0.85V and VCE=1, 1.2 V (at JC=1.6, 1.72 mA/µm2) (Fig. 
7) and VBE=0.85, 0.9V and VCE=1V (at JC=1.6, 4.06 mA/µm2) 
(Fig. 8). These operating points are chosen around peak-fT and 
beyond for the DHBT technology to where an increased 
collector current increases the dissipated power and thus the 
device self-heating. Note that the range of junction 
temperature studied for this geometry is between 294 and 331 
K, while the entire range of junction temperature between the 
smallest and the largest geometries is 289-349 K.  
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Figure 7 : Comparison between measurements (symbols) and simulation 
(solid lines) for magnitudes of (a) Y12, (b) Y22, and phases of (c) Y12 and (d) 
Y22 for the geometry 0.7×5µm2 as a function of different VCE at VBE=0.85V. 
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Figure 8 : Comparison between measurements (symbols) and simulation 
(solid lines) for (a) Y12 magnitude, (b) Y22 magnitude, (c) Y12 phase and (d) 
Y22 phase for the geometry 0.7×5µm2 as a function of different VBE at 
VCE=1V. 
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We observe that the variation in VBE causes a more 
pronounced increase in the magnitude of the Y- parameters 
(Fig. 8) compared to that with the variation in VCE (Fig. 7). In 
both cases, the model captures the self-heating effects very 
well thus validating the proposed model. 
 
TABLE I. THERMAL RESISTANCES AND CAPACITANCES OF THE INTRINSIC HBT 
EXTRACTED FROM THE MODEL SIMULATION 
TABLE II. THERMAL RESISTANCE EXTRACTION INCLUDING INTRINSIC HBT 
AND EMITTER METAL LAYER CONTRIBUTIONS FOR DIFFERENT GEOMETRIES 
V. VALIDATION WITH PULSE MEASUREMENT  
Pulse measurements were carried out to validate the data 
obtained from the low-frequency S-parameter measurement. 
The pulse measurement setup includes a pulsed DC analyzer, 
Keithley 4200-SCS, including two pulse measurements units 
(4225-PMUs) as illustrated in Fig. 9. The system generates the 
pulse trains for the base and the collector and measures the 
pulse time response. The pulse train in CH1 is directly applied 
to the base of the transistor by setting the amplitude. The 
collector port (CH2) is biased at a constant voltage while the 
emitter is grounded. The PMU allows creating pulses with 
widths larger than 70ns for a minimum rise and fall times of 
20ns. 
E
C
B
SMU8
4225 PMU SMU7
4220 PGU
CH1 CH2
 
Figure 9 : Experimental setup for pulse measurements 
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DUT
COPEN
VBE/VCE
700 mΩ 250 nH
100 pF
Coaxial Cable Model
 
Figure 10 : Equivalent circuit model of the coaxial cables consisting of 
passive elements, the generator resistance RG and device open capacitance 
COPEN.  
During pulse measurements collector current or voltage 
overshot may appear while a base pulse is applied [19]. This is 
partly due to the passive elements associated with the coaxial 
cable and the connectors. It is therefore necessary to take a 
model of the coaxial cable and the connectors into account 
during the simulation of DHBTs. For the pulse measurements 
setup, two coaxial cables were used between the base and 
collector ports and the pulsed DC analyzer. Therefore, a model 
of the coaxial cables, as depicted in Fig. 10 (shown for a 
single port), has been added to the simulation test-bench. The 
internal resistance of the pulse generator is 50Ω for each of the 
base and collector ports. The values of the other components 
of the coaxial cable model depend on the length of the cables, 
and are thus adjusted accordingly during simulation. The 
capacitance, COPEN, corresponds to the device open 
capacitance and is quite low (typically, around a few fF). 
Transient simulations were performed with HiCuM model 
using a fully calibrated model card for the InGaAs/InP 
DHBTs [3], taking in account, additionally, the proposed 
thermal network model. The transient simulations are 
performed under the bias conditions VBE=0.85V and VCE=1.2 
V for the geometry 0.7×5 µm2, with an applied pulse width of 
500ns and a pulse delay of 200ns. Fig. 11 shows the 
comparison between the transient simulation and the pulse 
measurements, depicting the transient behavior of the collector 
current IC. The simulation using the proposed thermal 
impedance model agrees very well with the waveform 
captured using pulse measurement, thus validating the 
accuracy of the model in the time domain. 
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Figure 11: Comparison between measurements (symbols) and simulation 
(solid lines) of the collector current evolution as a function of the time for 
VBE=0.85V and VCE=1.2V. 
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Figure 12: Extraction of thermal time constant, τTH, from pulse measurements 
for the geometries with WE0=0.7µm and LE0 (a) 5, (b) 7 and (c) 10 µm. 
WE × LE 
[µm2] 
RTHF,1 
[K/W] 
RTHF,2 
[K/W] 
RTHF,3  
[K/W] 
CTHF,1 
[pJ/K] 
CTHF,2  
[pJ/K] 
CTHF,3 
[nJ/K] 
0.7×5 2844 1490 1051 13 170 1.8 
0.7×7 2109 1197 907 18 203 2.1 
0.7×10 1516 926 753 24 260 2.5 
WE × LE 
[µm2] 
RTH Extracted 
[K/W] 
RTHF Model 
[K/W] 
RTHM Model 
[K/W] 
RTH Model 
[K/W] 
0.5×5 4150 6131 17000 4505 
0.7×5 3700 5384 13067 3812 
0.7×7 3100 4213 9511 2920 
0.5×10 3200 3615 8752 2558 
0.7×10 2400 3195 6760 2170 
1×10 2100 2812 5135 1817 
 6
TABLE III. COMPARISON OF THERMAL TIME CONSTANTS EXTRACTED FROM 
THE MODEL AND PULSE MEASUREMENT  
Finally, we compare the values of the thermal time constants 
obtained from both the pulse measurements and the model 
simulation. In Fig. 12, we analyze the collector current plotted 
as a function of the time for the three geometries depicted in 
table I. The quantity ln(IC_MAX-IC(t)) (where IC_MAX is the 
stead-state value of the IC(t) waveform) is plotted as a function 
of time for the three geometries, which allows to segregate the 
thermal contributions of different regions in the intrinsic 
transistor. Fig. 13 plots the thermal resistance (13 (a)), the 
thermal capacitances (13 (b)) and the thermal time constants 
(13 (c)) obtained by τTHn=RTHn×CTHn, for the three geometries 
depicted in table I. From Fig. 12 we see these distinct regions 
(with distinct slopes) confirming the existence of the 
contributions in the dynamic self-heating. From the slopes of 
the first two regions we obtain the thermal time constants that 
can be associated with the values in Fig. 13. Note that the first 
slope, giving τTH1, results from a combined effect of the 
thermal device and the experimental setup, which contributes 
roughly 15ns (cables + pulse generator rise time + electrical 
contribution of the transistor itself). The third slope, which is 
not so distinct, but is consistent with the value of τTH3 from 
Fig. 13. In table III, the two sets of values of the thermal time 
constants are compared. This validates the accuracy of the 
proposed model in the time domain. 
5 6 7 8 9 10
500
1000
1500
2000
2500
3000
 
R
T
H
 (

)
L
E
 (m)
 R
TH1
 R
TH2
 R
TH3
(a)
5 6 7 8 9 10
10
-2
10
-1
10
0
(b)
C
T
H
 (
n
F

L
E
 (m)
 C
TH1
 C
TH2
 C
TH3
5 6 7 8 9 10
10
1
10
2
10
3
10
4
(c)
 T
H
 (
n
s

L
E
 (m)
 
TH1
 
TH2
 
TH3
 
Figure 13: Extracted values of the (a) RTH, (b) CTH and (c) τTH of the three 
regions for three geometries with LE0=5,7 and 10 µm and WE0=0.7 µm. 
VI. CONCLUSION 
A new thermal impedance model for InP DHBTs has been 
presented in this work. The model is scalable and includes 
both intrinsic transistor and emitter metal layer contributions 
to heat diffusion. The downward heat flow has been modeled 
taking into account three contributions from the vertical InP 
DHBT architecture in order to correctly represent the dynamic 
self-heating. The developed analytical model formulation has 
been implemented in Verilog-A in order for it to be 
compatible with HiCuM compact model. The proposed model 
was validated against on-wafer low-frequency S-parameters 
measurements. A secondary validation was then performed 
through pulse measurements thus establishing a correlation 
between the frequency and time domains. Very good model 
accuracy and scalability have been demonstrated over a wide 
range of geometries and operating conditions in both 
frequency and time domain for a high-speed InGaAs/InP 
DHBT technology. Owing to its compatibility with existing 
circuit design tools, the proposed model has the potential to 
serve as a future building block for high-speed communication 
system design, especially for InP HBT technologies that are 
prone to pronounced self-heating under operating conditions 
close to the limit of their safe operating area. 
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